UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/767.001	01/29/2004	Hui Zhang	IDT-1856	5019

33087 7590 03/19/2007		EXAMINER	
GLASS & ASSOCIATES		LEE, CHRISTOPHER E	
P.O. BOX 1220			
LOS GATOS, CA 95031-1220		ART UNIT	PAPER NUMBER
		2111	

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	03/19/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)
Office Action Summary	10/767,001	ZHANG ET AL.
	Examiner	Art Unit	
	Christopher E. Lee	2111	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>3</u> MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.
- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) ☒ Responsive to communication(s) filed on <u>08 January 2007</u>.

2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.

3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) ☒ Claim(s) <u>1-24</u> is/are pending in the application.

   4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) ☐ Claim(s) _____ is/are allowed.

6) ☒ Claim(s) <u>1-24</u> is/are rejected.

7) ☐ Claim(s) _____ is/are objected to.

8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) ☐ The specification is objected to by the Examiner.

10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.

   Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

   Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

   a) ☐ All b) ☐ Some * c) ☐ None of:

   1. ☐ Certified copies of the priority documents have been received.

   2. ☐ Certified copies of the priority documents have been received in Application No. _____.

   3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

   * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☐ Notice of References Cited (PTO-892)

2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
   Paper No(s)/Mail Date _____.

4) ☐ Interview Summary (PTO-413)
   Paper No(s)/Mail Date. _____.

5) ☐ Notice of Informal Patent Application

6) ☐ Other: _____.

DETAILED ACTION

Receipt Acknowledgement

1.   Receipt is acknowledged of the Amendment filed on 8[th] of January 2007. Claim 24 has

been amended; no claim has been canceled; and no claim has been newly added since the

5   Non-Final[2] Office Action was mailed on 2[nd] of November 2006. Currently, claims 1-24 are

pending in this Application.

Claim Objections

2.   Claim 24 is objected to because of the following informalities:

It recites the subject matter "the bus grants" in lines 2-5. However, they have not been

10   specifically clarified in the claim 24, and its intervening claims. Therefore, the Examiner

presumes that the terms "the bus grants" could be considered as --the bus grant indications-- in

light of the claimed invention since it is not clearly defined in the claims.

Appropriate correction is required.

15   ### *Claim Rejections - 35 USC § 103*

3.   The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set
> forth in section 102 of this title, if the differences between the subject matter sought to be patented and
20 > the prior art are such that the subject matter as a whole would have been obvious at the time the
> invention was made to a person having ordinary skill in the art to which said subject matter pertains.
> Patentability shall not be negatived by the manner in which the invention was made.

4.   This application currently names joint inventors. In considering patentability of the

25   claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various

claims was commonly owned at the time any inventions covered therein were made absent any

evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out

the inventor and invention dates of each claim that was not commonly owned at the time a later

invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c)

and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

5.   Claims 1-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicants'

Admitted Prior Art [hereinafter AAPA] in view of Park et al. [US 5,526,508 A; hereinafter Park].

5   *Referring to claim 1,* AAPA discloses a method for transferring information to a bus (i.e.,

Bus 106 of Fig. 1; See page 7, paragraph [0025], lines 1-3), comprising:

- receiving an indication (i.e., CPU_WR_COM or CPU_RD_COM) that information (i.e.,

  CAD, CDW, and CCO in Figs. 2-3) is to be transferred to a bus (i.e., Bus 106 of Fig. 1;

  See page 8, paragraph [0028]);

10   - reading a bus grant indication (i.e., indication on GNT/PARKING-GNT in Fig. 2; See

  page 9, paragraph [0029]);

- writing the information (i.e., said CAD, CDW, and CCO) to a buffer (i.e., Two-Entry

  Buffer 202 of Fig. 2); and

- transferring the information (i.e., said information CAD, CDW, and CCO in said Two-

15   Entry Buffer) to the bus if the bus grant indication (i.e., said GNT/PARKING-GNT)

  indicates that transfer of the information to the bus is allowed (See page 9, paragraph

  [0029]).

AAPA does not teach said writing the information to said buffer if the bus grant indication

does not indicate that transfer of the information to the bus is allowed; and bypassing the buffer

20 and said transferring the information to the bus if the buffer is empty and the transfer of the

information to the bus is allowed.

Park discloses a method for cache line replacing system (See Fig. 3 and Abstract), wherein

said method (i.e., said method for cache line replacing system) for reducing latency in

information transfers (See col. 3, lines 2-3) to a bus (i.e., CPU/Cache bus 31 of Fig. 3) including

- writing an information (i.e., line of cache data) to a buffer (i.e., RD Buffer 36 of Fig. 3) if a bus grant indication does not indicate that transfer of the information to the bus is allowed (i.e., said CPU/Cache bus is not allowed to be used by memory read cycle during write back cycle of the steps 51 and 52 in Fig. 5, in other words, said CPU/Cache

5   bus is occupied by said write back cycle; See col. 6, lines 11-14); and

- bypassing the buffer (See Title; bypassing said RD buffer) and

- transferring the information (i.e., said line of cache data) to the bus (i.e., said CPU/Cache bus) if the buffer (i.e., said RD Buffer) is empty (i.e., said Buffer WT Reg counts 'zero'; See col. 5, lines 26-30) and transfer of the information to the bus is

10   allowed (i.e., said CPU/Cache bus is allowed for memory read cycle after write back data having been stored in write-back buffer; See col. 3, lines 27-35, and col. 4, lines 31-46).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said method step of transferring, as disclosed by Park, in said

15   method, as disclosed by AAPA, for the advantage of providing a way that a device (i.e., CPU) can read said information (i.e., data) at high speed without loss of said bus bandwidth (i.e., memory bus bandwidth; See Park, col. 6, lines 30-31).

Referring to claim 2, AAPA teaches

20   - the information (i.e., CAD, CDW, and CCO in Figs. 2-3) includes

    o   a write command (i.e., CPU_WR_COM on CCO in Fig. 3; See page 9, paragraph [0030], lines 11-13),

    o   an address (i.e., CPU_ADDR on CAD in Fig. 3; See page 9, paragraph [0030], lines 6-9), and

    o   data to be written to the address (i.e., CPU_DATA_WR on CDW in Fig. 3; See

         page 9, paragraph [0030], lines 9-10).

    Referring to claim 3, AAPA teaches

5   •   the indication (i.e., CPU_WR_COM or CPU_RD_COM) from the device (i.e., CPU 101 of

    Fig. 1) that information (i.e., CAD, CDW, and CCO in Figs. 2-3) is to be transferred to the

    bus (i.e., Bus 106 of Fig. 1) includes

       o   the write command (i.e., CPU_WR_COM on CCO in Fig. 3; See page 8,

          paragraph [0028], lines 6-9).

10

    Referring to claim 4, AAPA teaches

   •   the information (i.e., CAD, CDW, and CCO in Figs. 2-3) includes

       o   a read command (i.e., CPU_RD_COM on CCO in Fig. 4; See page 11,

          paragraph [0036], lines 8-10) and

15   o   an address from which data is to be read (i.e., CPU_ADDR on CAD in Fig. 4;

          See page 11, paragraph [0036], lines 5-8).

    Referring to claim 5, AAPA teaches

   •   the indication (i.e., CPU_WR_COM or CPU_RD_COM) from the device (i.e., CPU 101 of

20   Fig. 1) that information (i.e., CAD, CDW, and CCO in Figs. 2-3) is to be transferred to the

    bus (i.e., Bus 106 of Fig. 1) includes

       o   the read command (i.e., CPU_RD_COM on CCO in Fig. 4; See page 8,

          paragraph [0028], lines 9-11).

Referring to claim 6, AAPA teaches

- access to the bus (i.e., Bus 106 of Fig. 1) is controlled by a bus arbiter (i.e., Bus Arbiter

    107 of Fig. 1) employing a bus parking protocol (i.e., bus parking scheme; See

    PARKING_GNT in Figs. 3-4, and page 9, paragraph [0029]).

5

Referring to claim 7, AAPA teaches

- sending a bus access request (i.e., REQ in Fig. 2) to the bus arbiter (i.e., Bus Arbiter 107

    of Fig. 1) if the bus grant indication (i.e., GNT/PARKING-GNT in Fig. 2) does not indicate

    that transfer of the information to the bus is allowed (i.e., Bus 106 of Fig. 1 is not

10   available; See page 7, paragraph [0025], lines 10-13, page 9, paragraph [0029], and

    page 17, paragraph [0048], lines 4-11).

Referring to claim 8, AAPA teaches

- periodically sending bus access requests (i.e., REQ in Fig. 2) to the bus arbiter (i.e., Bus

15   Arbiter 107 of Fig. 1) and reading the bus grant indication (i.e., GNT/PARKING-GNT in

    Fig. 2) if the information stored in the buffer has not been transferred to the bus (See

    page 15, paragraph [0045], line 1 through paragraph [0046], line 12), so that when the

    bus grant indication indicates that transfer of the information to the bus allowed (i.e., bus

    is available), the information stored in the buffer is transferred to the bus (See page 2,

20   paragraph [0004], lines 5-8).

Referring to claim 9, AAPA discloses a bus interface unit (i.e., conventional BIU 105 in

Fig. 1; See page 7, paragraph [0023], lines 1-4) in information transfers from a device (i.e., CPU

101 of Fig. 1) to a bus (i.e., Bus 106 of Fig. 1; See page 7, paragraph [0025], lines 1-3),

comprising:

- a buffer (i.e., Two-Entry Buffer 202 of Fig. 2) having inputs coupled to the device (i.e.,

  said CPU; See Figs. 1-2, and page 7, paragraph [0025], lines 1-3) and

5   - logic (i.e., Control Logic 201 of Fig. 2) configured to

  o receive an indication (i.e., CPU_WR_COM or CPU_RD_COM) from the device

    (i.e., said CPU) that information (i.e., CAD, CDW, and CCO in Figs. 2-3) is to be

    transferred to the bus (i.e., said Bus; See page 8, paragraph [0028]),

  o read a bus grant indication (i.e., indication on GNT/PARKING-GNT in Fig. 2; See

10   page 9, paragraph [0029]), and

  o cause the information (i.e., said CAD, CDW, and CCO) to be stored in the buffer

    (i.e., said Two-Entry Buffer), and to be transferred from the buffer (i.e., said Two-

    Entry Buffer) to the bus if the bus grant indication (i.e., said GNT/PARKING-GNT)

    indicates that transfer of the information from the buffer to the bus is allowed

15   (See page 9, paragraph [0029]).

AAPA does not teach said logic being configured to cause the information to either be

stored in the buffer if the bus grant indication does not indicate that transfer of the information

from the device to the bus is allowed, or be transferred from the device to the bus, thereby

bypassing the buffer, if the buffer is empty and the transfer of the information to the bus is

20   allowed.

Park discloses a cache line replacement apparatus (See Fig. 3 and Abstract), wherein a bus

interface unit (i.e., said cache line replacement apparatus) for reducing latency in information

transfers (See col. 3, lines 2-3) from a device (i.e., Main Memory 100 of Fig. 3) to a bus (i.e.,

CPU/Cache bus 31 of Fig. 3) including

- logic (i.e., MUX 38 and Buffer WT Reg 37 in Fig. 3) configured to

  - cause an information (i.e., line of cache data) to either be stored in a buffer (i.e., RD Buffer 36 of Fig. 3) if the bus grant indication does not indicate that transfer of the information from the device to the bus is allowed (i.e., said CPU/Cache bus is not allowed to be used by memory read cycle during write back cycle of the steps 51 and 52 in Fig. 5, in other words, said CPU/Cache bus is occupied by said write back cycle; See col. 6, lines 11-14), or be transferred from the device (i.e., said Main Memory) to the bus (i.e., said CPU/Cache bus), thereby bypassing the buffer (See Title; bypassing said RD buffer); if the buffer (i.e., said RD Buffer) is empty (i.e., said Buffer WT Reg counts 'zero'; See col. 5, lines 26-30) and transfer of the information to the bus is allowed (i.e., said CPU/Cache bus is allowed for memory read cycle after write back data having been stored in write-back buffer; See col. 3, lines 27-35; and col. 4, lines 31-46).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said logic (i.e., MUX and Buffer WT Reg), as disclosed by Park, in said logic (i.e., Control Logic), as disclosed by AAPA, for the advantage of providing a way that said device (i.e., CPU) can read said information (i.e., data) at high speed without loss of said bus bandwidth (i.e., memory bus bandwidth; See Park, col. 6, lines 30-31).

Referring to claim 10, AAPA teaches

- the information (i.e., CAD, CDW, and CCO in Figs. 2-3) includes

  - a write command (i.e., CPU_WR_COM on CCO in Fig. 3; See page 9, paragraph [0030], lines 11-13),

o   an address (i.e., CPU_ADDR on CAD in Fig. 3; See page 9, paragraph [0030],

    lines 6-9), and

o   data to be written to the address (i.e., CPU_DATA_WR on CDW in Fig. 3; See

    page 9, paragraph [0030], lines 9-10).

5

Referring to claim 11, AAPA teaches

• the indication (i.e., CPU_WR_COM or CPU_RD_COM) from the device (i.e., CPU 101 of

  Fig. 1) that information (i.e., CAD, CDW, and CCO in Figs. 2-3) is to be transferred to the

  bus (i.e., Bus 106 of Fig. 1) includes

10   o   the write command (i.e., CPU_WR_COM on CCO in Fig. 3; See page 8,

                paragraph [0028], lines 6-9).

Referring to claim 12, AAPA teaches

• the information (i.e., CAD, CDW, and CCO in Figs. 2-3) includes

15   o   a read command (i.e., CPU_RD_COM on CCO in Fig. 4; See page 11,

                paragraph [0036], lines 8-10) and

            o   an address from which data is to be read (i.e., CPU_ADDR on CAD in Fig. 4;

                See page 11, paragraph [0036], lines 5-8).

20   *Referring to claim 13,* AAPA teaches

• the indication (i.e., CPU_WR_COM or CPU_RD_COM) from the device (i.e., CPU 101 of

  Fig. 1) that information (i.e., CAD, CDW, and CCO in Figs. 2-3) is to be transferred to the

  bus (i.e., Bus 106 of Fig. 1) includes

    o the read command (i.e., CPU_RD_COM on CCO in Fig. 4; See page 8,

        paragraph [0028], lines 9-11).

Referring to claim 14, AAPA teaches

5   •   access to the bus (i.e., Bus 106 of Fig. 1) is controlled by a bus arbiter (i.e., Bus Arbiter

        107 of Fig. 1) employing a bus parking protocol (i.e., bus parking scheme; See

        PARKING_GNT in Figs. 3-4, and page 9, paragraph [0029]).

Referring to claim 15, AAPA teaches

10   •   the logic (i.e., Control Logic 201 of Fig. 2) is further configured to send a bus access

        request (i.e., REQ in Fig. 2) to the bus arbiter (i.e., Bus Arbiter 107 of Fig. 1) if the bus

        grant indication (i.e., GNT/PARKING-GNT in Fig. 2) does not indicate that transfer of the

        information to the bus is allowed (i.e., Bus 106 of Fig. 1 is not available; See page 7,

        paragraph [0025], lines 10-13, page 9, paragraph [0029], and page 17, paragraph

15   [0048], lines 4-11).

Referring to claim 16, AAPA teaches

    •   the logic (i.e., Control Logic 201 of Fig. 2) is further configured to periodically send bus

        access requests (i.e., REQ in Fig. 2) to the bus arbiter (i.e., Bus Arbiter 107 of Fig. 1)

20   and read the bus grant indication (i.e., GNT/PARKING-GNT in Fig. 2) if the information

        stored in the buffer has not been transferred to the bus (See page 15, paragraph [0045],

        line 1 through paragraph [0046], line 12), so that when the bus grant indication indicates

        that transfer of the information to the bus allowed (i.e., bus is available), the logic (i.e.,

said Control Logic) causes the information stored in the buffer is transferred to the bus

(See page 2, paragraph [0004], lines 5-8).

Referring to claim 17, AAPA, as modified by Park, teaches

5   • the logic (i.e., Control Logic 201 in Fig. 2; AAPA, MUX 38 and Buffer WT Reg 37 in Fig.

3; Park) includes

   o a multiplexer (i.e., MUX 38 of Fig. 3; See Park, col. 4, lines 40-46) having

      ▪ first inputs (i.e., input of said MUX being coupled to Memory Bus 32 in

         Fig. 3; Park) coupled to the buffer inputs (i.e., RD Buffer 36 being coupled

10   to said Memory Bus 32 in Fig. 3; Park);

      ▪ second inputs (i.e., input of said MUX being coupled to Bus Line 33 in

         Fig. 3; Park) coupled to the buffer outputs (i.e., output of said RD Buffer;

         Park),

      ▪ outputs coupled to the bus (i.e., output of said MUX being coupled to

15   CPU/Cache Bus 31 in Fig. 3; Park), and

      ▪ at least one select input (i.e., input from said Buffer WT Reg 37 in Fig. 3;

         Park) for selectively coupling either the first or the second inputs to the

         outputs (See Park, col. 3, lines 27-35); and

   • the logic (i.e., said Control Logic of AAPA, and said MUX/Buffer WT Reg of Park) is

20   further configured to provide

   o a control output (i.e., output of said Buffer WT Reg) to the at least one select

      input (See Park, Fig. 3) so that the first inputs (i.e., input of said MUX being

      coupled to said Memory Bus of Park) are coupled to the outputs (i.e., output of

      said MUX being coupled to said CPU/Cache Bus of Park) if the bus grant

indication (i.e., indication on GNT/PARKING-GNT in Fig. 2; See AAPA, page 9,

paragraph [0029]) indicates that transfer of the information to the bus is allowed

(See AAPA, page 9, paragraph [0029], and see Park, col. 3, lines 27-35, and col.

4, lines 31-46, i.e., said CPU/Cache bus is idle after write-back data having been

5   stored in write-back buffer) and the buffer (i.e., RD Buffer 36 of Fig. 3; Park) is

empty (i.e., said Buffer WT Reg counts 'zero'; See Park, col. 5, lines 26-30).

Referring to claim 18, Park teaches

- the logic (i.e., MUX 38 and Buffer WT Reg 37 in Fig. 3) is further configured to provide

10   o the control output (i.e., output of said Buffer WT Reg) to the at least one select

input (See Fig. 3) so that the second inputs (i.e., input of MUX being coupled to

Bus Line 33 in Fig. 3) are coupled to the outputs (i.e., output of said MUX being

coupled to CPU/Cache Bus 31 in Fig. 3) if the bus grant indication does not

indicate that transfer of the information to the bus (i.e., said CPU/Cache Bus) is

15   allowed (i.e., said CPU/Cache Bus is not busy due to write-back buffering during

a cache line replacing cycle, which is clearly implies the bus grant indication does

not indicate that transfer of the information to the bus is allowed; See col. 4, lines

31-36).

20   *Referring to claim 19,* AAPA discloses in a computer system (i.e., in a conventional

Computer System 100 in Fig. 1) including

- a bus (i.e., Bus 106 of Fig. 1) with access governed by a bus arbiter (i.e., Bus Arbiter

107 of Fig. 1) employing a bus parking scheme (See PARKING_GNT in Figs. 3-4, and

page 9, paragraph [0029]) and

- a buffer (i.e., Two-Entry Buffer 202 of Fig. 2) having inputs coupled to a device (i.e., CPU 101 of Fig. 1) so that

  o information (i.e., CAD, CDW, and CCO in Figs. 2-3) to be transferred from the device to the bus is stored in the buffer (See page 7, paragraph [0025]).

5 AAPA does not teach said information to be transferred from the device to the bus is stored in the buffer if a bus grant indication generated by the bus arbiter indicates that the bus is unavailable for the transfer, or the bus grant indication indicates that the bus is available for transfer of the information to the bus, and a buffer bypass circuit for reducing latency in information transfers to the bus comprising: a multiplexer having first inputs coupled to inputs to

10 the buffer, second inputs coupled to outputs of the buffer, outputs coupled to the bus, and at least one select input for selectively coupling either the first or the second inputs to the outputs; and logic configured to provide control information to the at least one select input such that the first inputs are coupled to the outputs of the multiplexer if the buffer is empty and the bus is available for transfer of the information to the bus.

15 Park discloses a cache line replacement apparatus (See Fig. 3 and Abstract), wherein information (i.e., line of cache data) to be transferred from device (i.e., Main Memory 100 of Fig. 3) to a bus (i.e., CPU/Cache bus 31 of Fig. 3) is stored in a buffer (i.e., RD Buffer 36 of Fig. 3) if a bus grant indication generated by a bus arbiter (i.e., means for controlling cache line replacing cycles; See Abstract) indicates that the bus is unavailable for the transfer (i.e., said CPU/Cache

20 bus is not allowed to be used by memory read cycle during write back cycle of the steps 51 and 52 in Fig. 5, in other words, said CPU/Cache bus is occupied by said write back cycle; See col. 6, lines 11-14), or the bus grant indication indicates that the bus is available for transfer of the information to the bus (i.e., said CPU/Cache bus is allowed for memory read cycle after write back data having been stored in write-back buffer; See col. 3, lines 27-35, and col. 4, lines 31-

46), and a buffer bypass circuit (i.e., said cache line replacement apparatus) for reducing

latency in information transfers (See col. 3, lines 2-3) to the bus (i.e., said CPU/Cache bus)

comprising:

- a multiplexer (i.e., MUX 38 of Fig. 3; See col. 4, lines 40-46) having

  5   o   first inputs (i.e., input of said MUX being coupled to Memory Bus 32 in Fig. 3)

          coupled to inputs to the buffer (i.e., said RD Buffer being coupled to said Memory

          Bus in Fig. 3),

      o   second inputs (i.e., input of said MUX being coupled to Bus Line 33 in Fig. 3)

          coupled to outputs of the buffer (i.e., output of said RD Buffer),

  10   o   outputs coupled to the bus (i.e., output of said MUX being coupled to CPU/Cache

          Bus 31 in Fig. 3), and

      o   at least one select input (i.e., input from Buffer WT Reg 37 in Fig. 3) for selectively

          coupling either the first or the second inputs to the outputs (See col. 3, lines 27-35);

          and

  15   • logic (i.e., MUX 38 and Buffer WT Reg 37 in Fig. 3) configured to provide

      o   control information (i.e., MUX control information from said Buffer WT Reg) to the at

          least one select input (i.e., input of said MUX being coupled to said Memory Bus)

          such that the first inputs (i.e., input of said MUX being coupled to said Memory Bus)

          are coupled to the outputs of the multiplexer (i.e., output of said MUX being coupled

  20   to said CPU/Cache Bus) if the buffer (i.e., said RD Buffer) is empty (i.e., said Buffer

          WT Reg counts 'zero'; See col. 5, lines 26-30) and the bus is available for transfer of

          the information to the bus (i.e., said CPU/Cache bus is idle after write-back data

          having been stored in write-back buffer; See col. 3, lines 27-35, and col. 4, lines 31-

          46).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention

was made to have included said buffer bypass circuit, as disclosed by Park, in said logic (i.e.,

Control Logic), as disclosed by AAPA, for the advantage of providing a way that said device

(i.e., CPU) can read said information (i.e., data) at high speed without loss of said bus

5   bandwidth (i.e., memory bus bandwidth; See Park, col. 6, lines 30-31).

Referring to claim 20, AAPA, as modified by Park, teaches

- the logic (i.e., Control Logic 201 in Fig. 2; AAPA, MUX 38 and Buffer WT Reg 37 in Fig.

  3; Park) is further configured to provide

10   o   control information (i.e., MUX control information from said Buffer WT Reg; Park) to

  the at least one select input (i.e., input of said MUX being coupled to said Memory

  Bus; Park) generated such that after checking the bus grant indication (i.e., checking

  GNT/PARKING-GNT in Fig. 2; See AAPA, page 9, paragraph [0029]) the second

  inputs (i.e., input of MUX being coupled to Bus Line 33 in Fig. 3; Park) are coupled to

15   the outputs of the multiplexer (i.e., output of said MUX being coupled to CPU/Cache

  Bus 31 in Fig. 3; Park) if the buffer (i.e., RD Buffer 36 of Fig. 3; Park) is not empty

  (See Park, col. 3, lines 27-32 and col. 4, lines 40-44) and the bus grant indication

  indicates that the bus is available for transfer of the information to the bus (See

  AAPA, page 9, paragraph [0029], lines 9-13), or the bus grant indication does not

20   indicate that the bus is available for transfer of the information to the bus (i.e., when

  said GNT/PARKING-GNT is not active High, said Two-Entry Buffer is holding said

  information CAD, CDW, and CCO; AAPA, and Park suggests the input of MUX being

  coupled to said Bus Line is still connected to the outputs of the multiplexer as long as

the count value of said Buffer WT Reg is larger than zero; See Park, col. 4, lines 42-

44).

Referring to claim 21, AAPA teaches

5   • the information (i.e., CAD, CDW, and CCO in Figs. 2-3) includes

    o   a write command (i.e., CPU_WR_COM on CCO in Fig. 3; See page 9, paragraph

      [0030], lines 11-13),

    o   an address (i.e., CPU_ADDR on CAD in Fig. 3; See page 9, paragraph [0030],

      lines 6-9), and

10   o   data to be written to the address (i.e., CPU_DATA_WR on CDW in Fig. 3; See

      page 9, paragraph [0030], lines 9-10).

Referring to claim 22, AAPA teaches

• the information (i.e., CAD, CDW, and CCO in Figs. 2-3) includes

15   o   a read command (i.e., CPU_RD_COM on CCO in Fig. 4; See page 11,

      paragraph [0036], lines 8-10) and

    o   an address from which data is to be read (i.e., CPU_ADDR on CAD in Fig. 4;

      See page 11, paragraph [0036], lines 5-8).

20   *Referring to claim 23,* AAPA teaches

• the logic (i.e., Control Logic 201 of Fig. 2) is further configured to send a bus access

request (i.e., REQ in Fig. 2) to the bus arbiter (i.e., Bus Arbiter 107 of Fig. 1) if the bus

grant indication (i.e., GNT/PARKING-GNT in Fig. 2) does not indicate that the bus is

available for transfer of the information to the bus (i.e., Bus 106 of Fig. 1 is not available;

See page 7, paragraph [0025], lines 10-13, page 9, paragraph [0029], and page 17,

paragraph [0048], lines 4-11).

Referring to claim 24, AAPA teaches

5 • the logic (i.e., Control Logic 201 of Fig. 2) is further configured to periodically send bus

access requests (i.e., REQ in Fig. 2) to the bus arbiter (i.e., Bus Arbiter 107 of Fig. 1)

and read the bus grant indications (i.e., GNT/PARKING-GNT in Fig. 2) generated by the

arbiter in response to the bus access requests (i.e., bus request to the arbiter and its

responsive grant signal being generated by the arbiter are conventionally performed.;

10 See paragraph [0024]) if the information stored in the buffer has not been transferred to

the bus (See page 15, paragraph [0045], line 1 through paragraph [0046], line 12), so

that when one of the bus grant indications indicates that the bus is available for transfer

of the information to the bus (i.e., bus is allowed to transfer), the information stored in the

buffer is transferred to the bus (See page 2, paragraph [0004], lines 5-8).

15

Response to Arguments

6.   Applicants' arguments filed on 8[th] of January 2007 have been fully considered but they

are not persuasive.

In response to the Applicants' argument with respect to "... Applicants point out that

20   steps 51 and 52 of Fig. 5 illustrate that Park teaches storing write-back data in a write-back

buffer and storing data in a read buffer until all the write-back data has been stored in the write-

back buffer. As such, the indication used by Park to allow the transfer of information to the

CPU/Cache bus is when all the write-back data has been stored in the write-back buffer. By

contrast, in the case of the present invention, the indication to allow transfer of information to the

25   bus is the bus grant indication. The bus grant indication in accordance with the present

invention indicates that the specific information which is requesting transfer to the bus has been

allowed access to the bus. It is not based upon the fact that all the write-back data has been

stored in the write-back buffer, but rather that an indication has been made by a bus grant

indication that specific information is allowed to be transferred to the bus. ..." in the Response

5   page 6, line 18 through page 8, line 23, and page 10, line 18 through page 12, line 7, the

Examiner respectfully disagrees.

In fact, the claimed subject matter "bus grant indication" is clearly taught by the primary

reference AAPA, i.e., grant indication on grant line GNT/PARKING-GNT in Fig. 2 (See AAPA,

paragraph [0029]). And, the secondary reference Park teaches means for indicating CPU/Cache

10   bus status not to allow the transfer of information to the CPU/Cache Bus 31 from Main Memory

100 in Fig. 3 (i.e., bus grant indication), which is admitted by the Applicants, such that the

indication used by Park to allow the transfer of information to the CPU/Cache bus is when all

the write-back data has been stored in the write-back buffer (See Response, page 8, lines 12-

14).

15   Therefore, the combination of AAPA and Park suggests the obviousness of the claimed

invention. In particular, the argued element "writing the information to a buffer if the bus grant

indication does not indicate that transfer of the information to the bus is allowed" is suggested

by AAPA in view of Park, such that writing the information (i.e., CAD, CDW, and CCO; AAPA) to

a buffer (i.e., Two-Entry Buffer 202 of Fig. 2; AAPA) if a bus grant indication (i.e., indication on

20   GNT/PARKING-GNT in Fig. 2 of AAPA, and means for indicating CPU/Cache bus status of

Park) does not indicate that transfer of the information to the bus is allowed (i.e., said

CPU/Cache bus is not allowed to be used by memory read cycle during write back cycle of the

steps 51 and 52 in Fig. 5, in other words, said CPU/Cache bus is occupied by said write back

cycle; See Park, col. 6, lines 11-14).

Furthermore, the Examiner notices that one cannot show nonobviousness by attacking

references individually where the rejections are based on combinations of references. See *In re*

Keller, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231

USPQ 375 (Fed. Cir. 1986).

5   Thus, the Applicants' argument on this point is not persuasive.

         In response to the Applicants' argument with respect to "... In the statement by the

Office above, the Office fails to include the complete element of the claim which states that, 'the

bus grant indication indicates that transfer of the information to the bus is allowed'. ... The claim

must be considered as a whole and in doing so it is clear that the bus grant indication is the

10   means through which the system of the present invention indicates that the transfer of

information to the bus is allowed. ..." in the Response page 8, line 24 through page 9, line 17,

the Examiner respectfully disagrees.

         In contrary to the Applicants' argument, i.e., the Office fails to include the complete element

of the claim which states that, "the bus grant indication indicates that transfer of the information

15   to the bus is allowed," the primary reference AAPA clearly teaches the argued element, such

that transferring the information (i.e., said information CAD, CDW, and CCO in said Two-Entry

Buffer) to the bus if the bus grant indication (i.e., said GNT/PARKING-GNT) indicates that

transfer of the information to the bus is allowed (See AAPA, paragraph [0029], and paragraph 5

of the instant Office Action, Claims 1-24 rejection under 35 U.S.C. 103(a) as being unpatentable

20   over AAPA in view of Park).

Therefore, it is clear that the bus grant indication in AAPA is the same as means through which

the system of the present invention indicates that the transfer of information to the bus is

allowed. And further, the combination of AAPA and Park suggests the obviousness of the

claimed invention.

Thus, the Applicants' argument on this point is not persuasive.

In response to the Applicants' argument with respect to "Additionally, the Park reference does not discuss the use of any type of bus grant request system to track the status of the CPU/Cache bus. ..." in the Response page 9, lines 18-23, the Examiner believes that the

5   Applicants misinterpret the claim rejection.

The Applicants essentially argue that Park doesn't teach the above argued elements. However, AAPA clearly teaches the use of bus grant request system (i.e., conventional system in Fig. 2) to track the status of the bus (i.e., Bus 106 of Fig. 2; See AAPA, paragraph [0025]). Therefore, the combination of AAPA and Park suggests the obviousness of the claimed

10   invention, and thus, the Applicants' argument on this point is not persuasive.

In response to the Applicants' argument with respect to "Another issue before the Office is whether it would have been obvious to combine the references without having access to the application that is under examination to arrive at the claimed invention. ... Park teaches transferring information to the bus when the buffer is empty and the bus is "available", not that

15   the transfer of the information to the bus is "allowed", which are two different things as explained above. The AAPA teaches the use of a bus grant indication to indicate that transfer of the information to the bus is "allowed". The Park reference does not provide any motivation to substitute the use of a bus grant indication to indicate that transfer of the information to the bus is allowed. ... As such, the Applicants contend that the Office has improperly used the instant

20   application as a basis for the motivation to combine or modify the prior art to arrive at the claimed invention. To establish a *prima facie* case of obviousness, the prior art must cited must teach or suggest all the claim limitations. Neither the Park et al. reference nor the Applicants' Admitted Prior Art teach or suggest the step of transferring the information to the bus if the buffer is empty and the bus grant indication indicates that transfer of the information to the bus

is allowed. Therefore, a *prima facie* case of obviousness has not been established because the cited references fail to disclose all the elements of the Applicants' invention." in the Response page 9, line 24 through page 10, line 17, page 12, lines 8-19, and page 14, line 20 through page 15, line 2, the Examiner believes that the Applicants misinterpret the claim rejection.

5   As admitted by the Applicants, AAPA teaches the use of a bus grant indication to indicate that transfer of the information to the bus is "allowed" (See Response, page 10, lines 5-6). And further, Park suggests that transfer of the information to the bus being "allowed" at col. 4, lines 31-36, such that the data of the read buffer is transmitted to CPU/Cache bus through multiplex immediately after the storage of the write-back data is completed implies that transfer of the

10   information to the bus is allowed. Therefore, the combination of AAPA and Park, such that the method step of information transferring with bypassing buffer in Park is included in (i.e., not substituted for, but combined with) the method step of information transferring in AAPA, with rationale for the proper combination, i.e., the advantage of providing a way that a device can read information at high speed without loss of bus bandwidth, which is addressed by Park at col.

15   6, lines 30-31, suggests the obviousness of the claimed invention.

Furthermore, in response to the Applicants' argument that the Examiner's conclusion of obviousness is based upon improper hindsight reasoning (See Response, page 9, lines 24-26 and page 10, lines 9-11), it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into

20   account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the Applicants' disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).

Lastly, in contrary to the Applicants' statement, i.e., a *prima facie* case of obviousness has

not been established because the cited references fail to disclose all the elements of the

Applicants' invention, all the rejections under *35 USC §103(a)* in the prior and the instant Office

Action established a *prima facie* case of obviousness meeting the three basic criteria of the

5   MPEP 2143.03. Moreover, the Examiner recognizes that obviousness can only be established

by combining or modifying the teachings of the prior art to produce the claimed invention where

there is some teaching, suggestion, or motivation to do so found either in the references

themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re*

Fine, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21

10   USPQ2d 1941 (Fed. Cir. 1992). In this case, the Examiner has clearly pointed out rationale for

appropriate combination of the references, which has been discussed in the above.

Thus, the Applicant's arguments on these points are not persuasive.

           In response to the Applicants' argument with respect to "... As detailed with regard to

independent claim 1, just because the CPU/Cache bus is idle after write-back data has been

15   stored in the write-back buffer, does not mean that the bus is available for transfer of 'the'

information to the bus, as claimed by the present invention. ..." in the Response page 12, line

20 through page 14, line 19, the Examiner respectfully disagrees.

           Actually, the most of the arguments have been discussed in the above, and properly

responded (See the instant Office Action, page 17, line 19 through page 19, line 5), except the

20   argument, i.e., the fact "the CPU/Cache bus is idle after write-back data has been stored in the

write-back buffer" in Park does not mean that the bus is available for transfer of the information

to the bus. However, the Applicants clearly admitted that Park teaches transferring information

to the bus when the buffer is empty and the bus is **"available,"** in the Response, page 10, lines

3-4, which is fully supporting that Park discloses that the bus is available for transfer of the information to the bus.

Thus, the Applicants' argument on this point is not persuasive.

In response to the Applicants' argument with respect to "Claims 2-8 are dependent upon

5   claim 1, and are therefore allowable as a matter of law ..." in the Response page 15, lines 6-9, the Examiner respectfully disagrees because the claim 1 is properly rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA in view of Park (See paragraph 5 of the instant Office Action), which is in contrary to the Applicants' allegation.

Thus, the Applicants' argument on this point is not persuasive.

10   *In response to the Applicants' argument with respect to* "Claims 10-18 are dependent upon claim 9, and are therefore allowable as a matter of law ..." in the Response page 15, lines 10-13, the Examiner respectfully disagrees because the claim 9 is properly rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA in view of Park (See paragraph 5 of the instant Office Action) , which is in contrary to the Applicants' allegation.

15   Thus, the Applicants' argument on this point is not persuasive.

In response to the Applicants' argument with respect to "Claims 20-24 are dependent upon claim 19, and are therefore allowable as a matter of law ..." in the Response page 15, lines 14-15, the Examiner respectfully disagrees because the claim 19 is properly rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA in view of Park (See paragraph 5 of

20   the instant Office Action) , which is in contrary to the Applicants' allegation.

Thus, the Applicants' argument on this point is not persuasive.

Conclusion

7.　　**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

　　　　A shortened statutory period for reply to this final action is set to expire THREE

5　　MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

MONTHS of the mailing date of this final action and the advisory action is not mailed until after

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

10　　however, will the statutory period for reply expire later than SIX MONTHS from the mailing date

of this final action.

　　　　Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Christopher E. Lee whose telephone number is 571-272-3637. The

examiner can normally be reached on Monday through Friday, 9:30am - 6:00pm (EST).

15　　　　If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mark H. Rinehart can be reached on 571-272-3632. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

　　　　Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

20　　may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private

PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you

would like assistance from a USPTO Customer Service Representative or access to the

automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Christopher E. Lee
Primary Patent Examiner
Art Unit 2111

5   CEL/

Christopher E. Lee
Primary Patent Examiner
Technology Center 2100